opac header image

VHDL FOR LOGIC SYNTHESIS (Record no. 57569)

MARC details
000 -LEADER
fixed length control field 00569nam a2200229Ia 4500
003 - CONTROL NUMBER IDENTIFIER
control field AVIT
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20211120080814.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 080822s1998 ||||||||||||||||| ||und|d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Printed Price INR 5424.00
100 ## - FIRST AUTHOR (IF A PERSON)
Name of author Rushton Andrew
115.187.37.79 Author
245 #0 - TITLE STATEMENT
Title VHDL FOR LOGIC SYNTHESIS
Statement of responsibility Rushton Andrew
250 ## - EDITION STATEMENT
Edition statement SECOND
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Name of publisher John Wiley & Sons
Date of publication, distribution, etc. 1998
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Subject heading Electronics
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme
Koha item type Books
653 ## - INDEX TERM--UNCONTROLLED
-- LOGIC SYNTHESIS
653 ## - INDEX TERM--UNCONTROLLED
-- Others
653 ## - INDEX TERM--UNCONTROLLED
-- VHDL
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan (e.g. reference copy) Home library Current library Date acquired Source of acquisition Purchase price (after disc. etc) Total Checkouts Accession No Date last seen Price effective from Koha item type
          AVIT Central Library AVIT Central Library 22/08/2008 Bs@ds 5424.00   16351 20/11/2021 20/11/2021 Reference