Normal view MARC view ISBD view

Chip Design For Submicron VLSI: CMOS Layout And Simulation

Uyemura Jhon P

Chip Design For Submicron VLSI: CMOS Layout And Simulation Uyemura Jhon P - INDIAN ED - THOMSON PUB 2007

ISBN: INR 350.00

Standard No.: 13699 [Excel file from AVIT]

Subjects--Topical Terms:
Electronics

Subjects--Index Terms: chip design

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)